Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- `timescale 1ns/1ns
- module tb;
- reg clk=0;
- Dijkstra2 uut(.clk(clk));
- always begin
- clk=~clk;
- #10;
- end
- endmodule
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement