Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- module testbench(
- output reg a, b, clk, rst_b,
- output m, n, p
- );
- fsm_3s Mealy(
- .a(a),
- .b(b),
- .clk(clk),
- .rst_b(rst_b),
- .m(m),
- .n(n),
- .p(p)
- );
- initial begin
- clk = 1'b0;
- rst_b = 1'b1;
- repeat(4) #10 clk = ~clk;
- rst_b = 1'b0;
- forever #10 clk = ~clk;
- end
- initial begin
- repeat(10)
- begin
- a = 1'd0;
- b = 1'd0;
- #50
- a = 1'd1;
- b = 1'd1;
- #50
- a = 1'd0;
- #50
- a = 1'd1;
- #50
- b = 1'd0;
- end
- end
- endmodule
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement