module halfadder(
    input logic a,
    input logic b,
    output logic s,
    output logic c
    );
    xor sum(s,a,b);
    and carry(c,a,b);
endmodule