verilog testbench error

`timescale 1ns/1ps
    module buttontoled_tb(i_sw,o_led);


        i_sw = ~i_sw;
        #10


    endmodule