module fulladder(
    input logic a,
    input logic b,
    input logic c_in,
    output logic s,
    output logic c_out
    );
    halfadder ha1(a,b,x,y);
    halfadder ha2(x,c_in,s,c_temp);
    or or1(c_out,c_temp,y);
endmodule